Co-architect and implementer of the second-generation proprietary on-chip testability software for ASIC designs. Developed fault simulation, automatic test pattern generation and defect isolation software.
Posted @ 08:43AM, July 24, 2007
by Not Disclosed | Permalink
Answer this question | See all answers for this question
|