Job Search Results for "Asic Timing Closure" Jobs

Altera | San Jose, CA

Principal ASIC Design Engineer Location: US-CA-San Jose Requisition ID: 2322 # of openings: 1 Description As a Principal ASIC Design Engineer, your charter will be to drive full-chip and block level RTL-to-GDS implementation activities and methodologies for Altera’s next generation FPG...

• More like this
• Bookmark job

Altera | San Jose, CA

ASIC Design Engineer Location: US-CA-San Jose Requisition ID: 2464 # of openings: 1 Description As an ASIC Design Engineer, you will take charge of timing closure and physical design in our ASIC designs. Your specific responsibilities will include but are not limited to the following: * Understand...

• More like this
• Bookmark job

Broadcom | Chandler, AZ

Auto req ID 19428BR Job Posting Title Principal ASIC Design Engineer Business Unit Central Engineering Job Description The ASIC IC Design Engineer will be responsible for architecting, designing and coding RTL using Verilog for Digital IP Blocks such as Secure access functions, encryption/decryption ...

• More like this
• Bookmark job

Qualcomm | San Diego, CA

knowledge of ASIC design including architecture, verification of integrated systems, RTL design, synthesis, and timing closure. Specific experience with DC/PC... ...

• More like this

Cadence Design Systems | Irvine, CA

best results in Timing Closure and Power Closure for... Deep understanding of Physical Design and ASIC Timing Closure is a must - Previous usage of Synthesis... ...

• More like this

Encore Semi | San Diego, CA

28 and 20nm.• Support ASIC physical design tools... of floorplanning, power planning, place&route, timing closure flow.• Proficient in Synopsys , Mentor or... ...

• More like this

Intel | Irvine, CA

of a memory controller ASIC. - Active involvement in... generation and coverage analysis. - Performing timing closure on your design. - Demonstrate excellent... ...

• More like this

Raleigh, NC

ASIC Lead Design Engineer to join our FPGA/ASIC... Timing analysis using Cadence and/or Synopsys Primetime tool, and timing closure o DFT concepts including... ...

• More like this

JDSU | Colorado Springs, CO

ASIC Lead Design Engineer to join our FPGA/ASIC... Timing analysis using Cadence and/or Synopsys Primetime tool, and timing closure o DFT concepts including... ...

• More like this

Fujitsu | San Jose, CA

We are seeking a Senior ASIC Design Engineer for our Sunnyvale location. The Sr. ASIC Design Engineer will... synthesis, STA, timing closure, formal verification... ...

• More like this