Job Search Results for "Bist" Jobs

Broadcom | Santa Clara, CA

Auto req ID 19544BR Job Posting Title Staff Engineer - Processor DFT & Design Business Unit Infrastructure and Networking Job Description The candidate chosen for this position will be working in the Multi-Core XLP Processor Development team, where cutting edge, industry leading designs are under...

• More like this
• Bookmark job

SanDisk | Milpitas, CA

AutoReqId 9648BR Job Title Product Development Engineer Job Description posted to SanDisk.com In this positon the individual will develop next-generation NAND memory and launch new products into production. Perform silicon and package level debugging, failure analysis of NAND memory, development of n...

• More like this
• Bookmark job

Altera | San Jose, CA

ASIC Design Engineer Location: US-CA-San Jose Requisition ID: 2465 # of openings: 1 Description As an ASIC Design Engineer, you will utilize your extensive experiences to establish and own Altera's ASIC DFT flow. Hands-on drive our ASIC DFT and testing activities. Your specific responsibil...

• More like this
• Bookmark job

Qualcomm | Raleigh, NC

Be able to drive CPU & Chip core test issues to closure. * Understanding of BIST, memory array and design for test (DFT) techniques required. * Experience with... ...

• More like this

FreeScale Semiconductor | Austin, TX

Qualifications : Specific Knowledge : 1 - Experienced with testing SOC, SCAN, BIST, and high-speed interfaces 2 - Knowledge of VBT and Perl is a plus along... ...

• More like this

Cadence Design Systems | Endicott, NY

Generation (ATPG), Design-For-Test (DFT) structure, and Built-In-Self-Test (BIST). The set of specific skills and/or knowledge areas includes: • Programming... ...

• More like this

Kiva Systems | North Reading, MA

and process). • Will participate in the development and debug of the POST and BIST • Will develop test process improvements for cycle time, burn-in, ESS, and... ...

• More like this

Cadence Design Systems | Endicott, NY

Pattern-Generation (ATPG), Design-For-Test (DFT) structure, and Built-In-Self-Test (BIST) also a plus. Position Requirements BSEE/BSCE, prefer MSEE/MSCE, DFT... ...

• More like this

Conexant Systems, Inc | Newport Beach, CA

core digital logic (using scan and functional patterns), memories (using BIST), JTAG boundary scan, PLLs, crystal oscillators, ADCs, DACs, comparators, voltage... ...

• More like this

Uniquify | Santa Clara, CA

one or more of the following: scan-based testing, ATPG, Memory BIST and repair, Logic BIST, Boundary Scan and scan data compression methodology. • Must be able... ...

• More like this