Job Specification : In this role you will be responsible for functional verification MUST HAVE experience with SystemVerilog and VMM Create constrained random..
of physical design engineers to deliver a complex SoC Work on full chip physical design in 65u technology. Define the floorplan, pin placement Design the power..
