Minimum 5 years of experience in FPGA. Will be responsible to port an ASIC design to an FPGA. Expertise: Simulate the RTL, synthesize, P&R, simulate the netlist..
of physical design engineers to deliver a complex SoC Work on full chip physical design in 65u technology. Define the floorplan, pin placement Design the power..
